Efficient surface passivation of black silicon using spatial atomic layer deposition 
Introduction
Using black silicon (b-Si) has gained an increasing amount of interest in photovoltaics due to the low reflectance and light trapping properties of the nanostructured silicon surface on a wide spectral range. The large surface area of b-Si leads to a high surface recombination velocity and, therefore, efficient surface passivation is of utmost importance in employing b-Si in photovoltaic devices. Atomic Layer Deposition (ALD) is the method of choice in the deposition of conformal coatings, and using ALD to coat b-Si surfaces with aluminum oxide (Al2O3) has already been demonstrated to provide efficient surface passivation [1, 2] . ALD-passivated b-Si has been used as a material in recordbreaking photovoltaic devices reaching efficiencies above 22 % [3] and in close to ideal photodiodes with high external quantum efficiency over a wide wavelength range [4] .
In temporal ALD the coating of high surface area structures such as b-Si can be achieved using long precursor pulses and purge times, or by utilizing a specific reaction chamber in which the precursors can be kept for extended time before purging the chamber with an inert gas [5] . The prolonged residence time facilitates precursor diffusion to the bottom of surface structures, and long purge times are required to also eject the reaction products. Both aforementioned methods are, however, not well suited for high-throughput processing due to their low deposition rate. In addition to residence time, increased precursor concentration and pressure increase the likelihood of precursor infiltration [6] .
Spatial ALD (SALD) is a modification of ALD aimed to increase the deposition rate of high-quality conformal coatings and to broaden the reach of ALD [7] . SALD is also well applicable in the coating of porous and High Aspect Ratio (HAR) structures, as demonstrated by Poodt et al. [8] . In SALD precursors are usually injected towards the sample surface with a high concentration, which presumably promotes precursor infiltration to the bottom of the structure. So far, few studies on coating porous and HAR structures with SALD have been published, but there is a growing interest in SALD e.g. for the coating of porous battery electrodes [9] . In these experiments we study the passivation of planar and nanostructured silicon surfaces using a prototype SALD reactor, Beneq SCS 1000.
Experimental

SALD reactor and ALD processing
Beneq SCS 1000 large-area sheet-to-sheet SALD reactor is presented in Figures 1a and 1b . The reactor consists of a vacuum chamber, a substrate carrier, and a precursor injector system called the coating head. The coating head has 11 precursor zones, which are configured so that metal and oxidising precursors alternate. The substrate plate is moved back and forth underneath the coating head so that the substrate is alternatingly exposed to both precursors, and the thickness of the deposited film can be controlled by adjusting the number of passes under the coating head. The maximum effective coating area is 400 mm x 500 mm. There is approximately a 1 mm gap between the coating head and the substrate plate. Process pressure can be adjusted from 50 mbar up to near-atmospheric pressure, and substrate translation speed can be varied between 0.3 and 30 m/min.
In SALD passivation trimethylaluminum (TMA) and H2O were used as precursors at 150°C. The studied line speeds were 1.5, 4.5 and 9 m/min. Growth per cycle (GPC) ranged from 1.27 Å/c with 9 m/min to 1.49 Å/c with 1.5 m/min, which suggests that with higher line speeds fully saturating surface reactions were not achieved. With the highest line speed a deposition rate of 2.9 nm/min was reached. SALD was compared to thermal temporal ALD passivation, realized with a Beneq TFS 500 ALD tool using TMA and H2O as precursors at process temperature of 200°C [1] . Samples were passivated with approximately 20 nm thick Al2O3 layers on both sides of the samples with both methods. With SALD the passivation layer was first deposited on one side of the wafer, after which the wafer was turned upside to repeat the passivation process on the other side of the sample. 
Materials and characterization
Float Zone wafers (~1 Ωcm, 4 inch, 250 μm, p-type) were used as substrates. b-Si surface was prepared on some of the wafers on both sides using cryogenic deep reactive ion etching i.e. ICP-RIE using process parameters reported in [1] , and remaining samples were left unetched to be used as planar reference wafers. A scanning electron microscope (SEM) image of typical b-Si surface is presented in Figure 1c . SALD passivated wafers were postannealed at temperatures ranging from 370 to 450°C in N2 and H2/N2 atmospheres to study the effect of the annealing conditions to charge carrier lifetime τ, total film charge Qtot and interface defect density Dit. In previous experiments annealing at 425°C for 30 minutes in a N2 atmosphere yielded good lifetimes for samples passivated with the employed temporal ALD process [10] , so these annealing conditions were chosen also for the reference samples in this study. Table 1 summarizes all utilized process and annealing parameters. τ was characterized using photoconductance method in the transient mode (WTC-120 Sinton Instruments) and the corresponding maximum surface recombination velocities Seff,max were calculated from them assuming infinite bulk lifetime. Passivation layer Qtot and Dit were measured using contactless CV (COCOS) [11] with a Semilab PV-2000A instrument. 
Results and discussion
Annealing conditions
First, suitable parameters for post-deposition annealing were determined. Both planar and b-Si substrates were passivated with the lowest line speed of 1.5 m/min, and all such samples were annealed for 30 min in the following conditions: H2/N2 at 370°C, N2 at 400°C, H2/N2 at 400°C, and N2 at 450°C. Lifetime results of both planar and b-Si samples are presented in Figures 2a and 2b . The figures show that annealing in H2/N2 at 370°C yields the highest charge carrier lifetime for both planar and nanostructured samples. As a comparison, the planar substrate annealed at c) b) a) 370°C, reached 1.7 ms at an excess carrier density of 10 15 cm -3 with the corresponding Seff,max of approximately 7 cm/s. For b-Si annealed at the same conditions τ was 1.25 ms and Seff,max 10 cm/s.
As there were notable differences in the lifetime depending on the annealing conditions, it was expected to observe differences in Qtot and Dit as well. Both Qtot and Dit were measured for planar samples, but only Qtot of b-Si samples could be accurately determined as in previous studies [2] . Qtot of the planar samples were in the same order of magnitude with all annealing conditions, it only varied from -3.3•10 12 cm -2 to -4.5•10 12 cm -2 . Also Dit of the planar substrates annealed with different conditions were comparable with each other, in the order of 3.0•10 11 cm -2 eV -1 . The measured film charge in b-Si samples was higher with all annealing conditions than in the planar samples, which can be attributed to the fact that the measured charge value is effective and surface area dependent as shown before [10] . The best passivation for both sample types was achieved by annealing in H2/N2 at 370°C, which yielded the lowest charge on both planar and b-Si substrates. Therefore, the quality of field-effect passivation does not explain the differences in the charge carrier lifetimes. The trend of charge carrier lifetimes can neither be attributed to enhanced chemical passivation, as Dit was in the same order with all annealing conditions.
Increased line speed
The industrial feasibility of surface passivation processing with the utilized SALD tool was inspected by coating planar and b-Si substrates with higher line speeds (4.5 and 9 m/min). These samples were annealed in H2/N2 at 370°C, which yielded the highest lifetimes for both planar and b-Si substrates as shown above. Comparison of τ for the samples passivated with different line speeds is presented in Figure 3a , and the corresponding Qtot and Dit values are presented in Figure 3b .
The highest lifetime for b-Si samples was obtained with the slowest line speed, 1.5 m/min (1.25 ms at an excess carrier density of 10 15 cm -3 ), but also faster line speeds yielded efficient passivation with lifetimes in the same order of magnitude. As the highest lifetime was obtained with the slowest line speed, it is possible that the longer precursor exposure time provides a more uniform passivation layer than with higher line speeds. For planar samples the charge carrier lifetimes followed a different trend than b-Si samples. The highest lifetime in the planar substrates was obtained with 9 m/min, which yielded τ = 3.44 ms with Seff,max = 4 cm/s. The fact that the highest lifetime for planar substrates was obtained with the fastest line speed might indicate that with slower line speeds the H2O surface reactions potentially oversaturated, which yielded a high OH-group concentration in the film. The residual hydrogen might evaporate during the annealing, which in turn could cause minor blistering of the passivation layer. However, more accurate analysis is required to confirm the viability of this hypothesis.
Qtot and Dit of the films deposited on planar substrates were similar with all line speeds. Total film charge in the bSi samples was, again, higher than in planar substrates, and there were only small differences between Qtot in b-Si substrates in terms of line speed. As only small differences were generally observed in film charge and defect density in relation to line speed, further analysis on film composition and possible delamination is required to verify the exact passivation mechanisms in this case. 
Comparison of spatial and temporal ALD
Processing with the prototype SALD tool was confirmed to be a viable technique for the surface passivation of both planar and b-Si surfaces, and annealing in a H2/N2 atmosphere at 370°C yielded the best lifetime results for both sample types. The highest charge carrier lifetimes of SALD coated planar and b-Si wafers were compared with the results obtained with temporal ALD. τ as a function of minority carrier density of SALD and temporal ALD passivated wafers are presented in Figure 4a , and Qtot and Dit are presented in Figure 4b . As seen in the figure, spatial ALD passivation yields slightly higher τ in both planar and b-Si wafers than temporal ALD passivation.
In the SALD passivated b-Si Qtot was -1.45•10 13 cm -2 , which was in the same order as with temporal ALD. With temporal ALD Dit for planar substrates was 1.8•10 12 cm -2 eV -1
, while with SALD Dit was over double this value. The annealing conditions of temporal ALD passivation need to be studied further. However, the conditions which yield the highest lifetime can be different for SALD and temporal ALD passivated samples despite the same ALD precursors, as deposition temperature can have a significant effect on the chemical composition of the deposited Al2O3 films [12] . Further experiments with other SALD processes, such as using ozone as on oxidant, could provide further insight into the passivation mechanisms. 
Conclusions
In this study we have shown that SALD can provide efficient surface passivation in planar silicon and b-Si. These results indicate that the conformal coating of high surface area structures such as b-Si is indeed feasible with SALD. Total film charges were in the same order with all annealing conditions and line speeds, but there were significant differences in the obtained lifetimes. Thus, further experiments are required to gain further understanding on the passivation mechanisms, as chemical passivation and field effect passivation alone do not explain the observed lifetime behavior. However, efficient passivation of both planar and b-Si substrates was achieved with all line speeds, even with 9 m/min, which demonstrates excellent process scalability and suitability for industrial-scale applications.
